W9425G6JH
1) READA ? t RAS (min) - (BL/2) x t CK
Internal precharge operation begins after BL/2 cycle from Read with Auto-precharge command.
2) t RCD(min) ? READA < t RAS(min) - (BL/2) x t CK
Data can be read with shortest latency, but the internal Precharge operation does not begin until
after t RAS (min) has completed.
This command must not be interrupted by any other command.
8.2.8
Mode Register Set Command
( RAS = “L” , CAS = “L” , WE = “L” , BA0 = “L” , BA1 = “L” , A0 to A12 = Register Data)
The Mode Register Set command programs the values of CAS Latency, Addressing Mode, Burst
Length and DLL reset in the Mode Register. The default values in the Mode Register after power-
up are undefined, therefore this command must be issued during the power-up sequence. Also,
this command can be issued while all banks are in the idle state. Refer to the table for specific
codes.
8.2.9
Extended Mode Register Set Command
( RAS = “L” , CAS = “L” , WE = “L” , BA0 = “H” , BA1 = “L” , A0 to A12 = Register data)
The Extended Mode Register Set command can be implemented as needed for function
extensions to the standard (SDR-SDRAM). These additional functions include DLL enable/disable,
output drive strength selection. The default value of the extended mode register is not defined;
therefore this command must be issued during the power-up sequence for enabling DLL. Refer to
the table for specific codes.
8.2.10 No-Operation Command
( RAS = “H” , CAS = “H” , WE = “H” )
The No-Operation command simply performs no operation (same command as Device Deselect).
8.2.11 Burst Read Stop Command
( RAS = “H” , CAS = “H” , WE = “L” )
The Burst stop command is used to stop the burst operation. This command is only valid during a
Burst Read operation.
8.2.12 Device Deselect Command
( CS = “H” )
The Device Deselect command disables the command decoder so that the RAS , CAS ,
WE and Address inputs are ignored. This command is similar to the No-Operation command.
8.2.13 Auto Refresh Command
( RAS = “L” , CAS = “L” , WE = “H” , CKE = “H” , BA0, BA1, A0 to A12 = Don ’ t Care)
AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS –
BEFORE – RAS (CBR) refresh in previous DRAM types. This command is non persistent, so it
must be issued each time a refresh is required.
The refresh addressing is generated by the internal refresh controller. This makes the address bits
“Don’t Care” during an AUTO REFRESH command. The DDR SDRAM requires AUTO REFRESH
Publication Release Date: Aug. 27, 2013
- 11 -
Revision A03
相关PDF资料
W947D2HBJX5E IC LPDDR SDRAM 128MBIT 90VFBGA
W948D2FBJX5E IC LPDDR SDRAM 256MBIT 90VFBGA
W949D2CBJX5E IC LPDDR SDRAM 512MBIT 90VFBGA
W971GG6JB25I IC DDR2 SDRAM 1GBIT 84WBGA
W971GG8JB-25 IC DDR2 SDRAM 1GBIT 60WBGA
W9725G6IB-25 IC DDR2-800 SDRAM 256MB 84-WBGA
W9725G6JB25I IC DDR2 SDRAM 256MBIT 84WBGA
W9725G6KB-25I IC DDR2 SDRAM 256MBIT 84WBGA
相关代理商/技术参数
W9425G6JH5ITR 制造商:Winbond Electronics Corp 功能描述:256M DDR SDRAM X16, 200MHZ, IN
W9425G6JH5TR 制造商:Winbond Electronics Corp 功能描述:256M DDR SDRAM X16, 200MHZ, 65
W9425G6JH-5TR 制造商:Winbond Electronics Corp 功能描述:256M DDR SDRAM X16, 200MHZ, 65
W9425G8EH 制造商:WINBOND 制造商全称:Winbond 功能描述:8M × 4 BANKS × 8 BITS DDR SDRAM
W946432AD 制造商:WINBOND 制造商全称:Winbond 功能描述:512K X 4 BANKS X 32 BITS DDR SDRAM
W9464G6IB 制造商:WINBOND 制造商全称:Winbond 功能描述:1M × 4 BANKS × 16 BITS DDR SDRAM
W9464G6IH 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ?? 4 BANKS ?? 16 BITS DDR SDRAM
W9464G6JH 制造商:WINBOND 制造商全称:Winbond 功能描述:1M ? 4 BANKS ? 16 BITS DDR SDRAM